

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. M122-1921		SERIAL NO.	
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)				APPLICANT Luan C. Tran			
				FILING DATE 02-08-02		GROUP 2813	

J1046 U.S. PTO
10/07/02

U.S. PATENT DOCUMENTS							
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date If Appropriate	
RL	AA	5,897,351	04/27/99	Forbes			
RL	AB	5,732,014	03/24/98	Forbes			
RL	AC	5,422,507	06/06/95	Wanlass			
RL	AD	5,111,069	05/05/92	Deierling et al.			
RL	AE	4,987,093	01/22/91	Teng et al.			
RL	AF	5,821,591	10/13/98	Krauschneider et al.			
RL	AG	6,329,251 B1	12/11/01	Wu			
RL	AH	5,869,396	02/09/99	Pan et al.			
RL	AI	5,950,091	09/07/99	Fulford, Jr. et al.			
RL	AJ	6,133,098	10/17/00	Ogura et al.			
RL	AK	6,191,446 B1	02/20/01	Gardner et al.			
RL	AL	6,278,295 B1	08/21/01	Lovett			
RL	AM	5,866,934	02/02/99	Kadosh et al.			
RL	AN	5,717,635	02/10/98	Akatsu			
RL	AO	6,180,458 B1	01/30/01	Krauschneider et al.			

FOREIGN PATENT DOCUMENTS							
*Examiner Initial	Document Number	Date	Country	Class	Subclass	Translation	
						Yes	No
RL	AL	P2000-77678A	03/14/00	Japan			
	AM						
	AN						
	AO						
	AP						

OTHER REFERENCES (including Author, Title, Date, Pertinent Pages, Etc.)			
*Examiner Initial	Reference	Description	
RL	AR	S. Wolf, Silicon Processing for the VLSI Era, Volume 3 - The Submicron MOSFET, ©1995 Lattice Press, pages 330, 331, 366 and 367.	

EXAMINER hanna Schelly	DATE CONSIDERED 8/12/02
---------------------------	----------------------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.